Abstract: A small area cyclic vernier delay line time-to-digital converter (TDC) based all digital delay-locked loop (ADDLL) is presented in this paper. The TDC shares coarse and fine TDC stages of ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results